The stress dependence of platinum hillock formation during post thermal cycling was investigated in Pt/Ti electrode stacks. Annealing temperatures were varied from room temperature (RT) to 650
Introduction
The ferroelectric material SrBi 2 Ta 2 O 9 (SBT) has been extensively investigated for integrating nonvolatile ferroelectric random-access memories (FeRAM). [1] [2] [3] [4] [5] [6] However, it has been made clear over the past few years that electrodes play a major role in determining the device properties and performance. In some cases, the effect of the electrode brings about modifications of the microstructure of the ferroelectric film and in some cases, the electrode directly controls the properties. [7] [8] [9] An SBT layer must be annealed in oxygen ambient after deposition. This immediately limits the choice of electrodes, particularly those for the bottom electrodes. In this sense, platinum (Pt) is one of the most promising candidates for the bottom electrodes of ferroelectric thin film. 9) However, the adhesion of Pt to substrates such as silicon-oxide (SiO x ) is poor. Thus, a titanium (Ti) glue layer has typically been used. 7, 8) The Pt/Ti electrode stack deposited by the sputtering method tends to have a major instability problem, i.e., Pt hillock formation. Pt hillocks are a major concern because they can lead to capacitor shorts, as reported previously. 8) It has been reported that hillock formation depends strongly on the compressive stress generated during both sample preparation and postannealing. 8) Three factors are considered in the total stress of the Pt/Ti electrode stack: intrinsic stress, thermal stress and extrinsic stress. 8, [10] [11] [12] Among them, the intrinsic stress and the extrinsic stress are very important in device integration since the stress values are relatively higher than the thermal stress and can be easily adjusted with the process parameters and sequence. 8, [10] [11] [12] However, there have been few systematic investigations of the relationship between Pt hillock formation and stresses in the Pt/Ti electrode stacks.
Here, we report the results of the stress dependence of hillock formation on the Pt surface during post thermal cycling. The Pt/Ti film stacks were annealed at various temperatures and in various ambients. The morphological changes * Current address: HYUNDAI Electronics Industries Co., Ltd. E-mail address: sykweon@sr.hei.co.kr which took place on the Pt surface after heat treatment were well understood by monitoring the stress evolution in the films during heat treatment. The stress analysis was coupled with examination of the microstructural changes using techniques such as scanning electron microscopy (SEM) and transmission electron microscopy (TEM).
Experimental
Pt and Ti films were deposited on a 100 -oriented 8-inch silicon substrate, passivated with a thermally grown silicon-oxide (SiO x ) layer of 1000Å thickness. The employed sputtering targets were 13-inch disks of pure Pt (99.99%) and Ti (99.99%). The input power to the target was 2 kW and the distance from target to substrate was about 5 cm. The thicknesses of Pt and Ti were 2000Å (sputtering rate: 40Å/s) and 200Å (sputtering rate: 10Å/s), respectively, as determined by SEM and TEM measurements. The residual gas pressure before sputtering was about 1 × 10 −8 Torr and the working pressure of Pt and Ti deposition was 2 mTorr and 22 mTorr, respectively. The sputtering gas was pure argon (99.99%). The Ti films were prepared at a deposition temperature of 200
• C and the Pt layers were deposited at 500
• C. The electrode stacks were annealed in a diffusion furnace from RT to 650
• C in oxygen or nitrogen ambient. The heating rate of the samples was 5
• C/min, and the samples were cooled to RT in the furnace without controlling the cooling rate. The holding time at the annealing temperature was 30 min. The SBT film of about 1500Å thickness was deposited using a spin-on method with a metalorganic decomposition (MOD) solution. After baking and rapid thermal annealing, the layer was annealed at 800
• C in oxygen for ferroelectric crystallization. After this annealing process, the Pt top electrode was sputtered. The conventional patterning process followed this. The SBT capacitor was finally annealed at 800
• C in oxygen both to improve the contact between Pt and SBT and to reduce the damage caused by the etching process.
Stress-temperature curves were obtained during the annealing process using a stress measurement system (FLX-2908, TENCOR). The FLX-2908 measures the changes in the cur- vature radius of a substrate caused by both the deposition of a stressed thin film and heat treatment. The stress in the thin film is calculated from the measured curvature radius of the substrate using Stoney's formula:
where E s /(1 − ν s ) is the biaxial elastic modulus of the substrate (1.8 × 10 11 Pa for Si(100) wafers). t s and R are the substrate thickness and the curvature radius of the substrate, respectively. t f is the film thickness and σ f is the average film stress calculated using Stoney's formula.
Changes in the surface morphology after the annealing process were monitored using SEM and atomic force microscopy (AFM). Material depth profiling was carried out using ion-milled Auger electron spectroscopy (AES). To investigate the Pt/Ti interface in detail, cross-sectional samples were prepared and examined using TEM. The ferroelectric properties of SBT capacitors were measured in a 100 µm × 100 µm large pattern using a RT6000SI ferroelectric tester (Radiant Technologies). Leakage current measurement of the capacitor was performed at applied voltages up to 10 V using a precision semiconductor parameter analyzer (HP 4156A, Hewlett-Packard). Figure 1 shows the SEM images of the Pt/Ti electrode stack both before and after the annealing at 650
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• C for 30 min in O 2 . The root-mean-square roughness (RMS) of the as-deposited Pt surface was about 15Å according to AFM analysis. However, the RMS increased to 50Å after the electrode annealing. This roughness increase must be caused by the Pt hillocks shown in Fig. 1(b) . The hillock formation is strongly related to the compressive stress in the film. 8, 9, 13) Compressive stress in the Pt/Ti electrode stack can be subdivided into two parts: the intrinsic stress generated during the deposition and the extrinsic stress generated by microstructural changes during postannealing processes.
8) The intrinsic stress is generally compressive in the Pt film deposited by the sputtering method at low temperature, which is related to the peening effect caused by the Ar bombardment during deposition. 10, 11) However, the intrinsic stress is relaxed during the deposition process when the thin film is deposited at high temperature. The film deposited at high temperature shows tensile stress, which is mainly related to the thermal stress generated during the cooling step after deposition. 8) Thus, the Pt films in this study were deposited at the high temperature of 500 • C to minimize the intrinsic stress effects on Pt hillock formation. 8) The stress-temperature curves measured by FLX-2908 were analyzed to explain the relationship between extrinsic stress and hillock formation. Figure 2(a) shows the stress change in the Pt/Ti electrode stack during the thermal cycling and Fig. 2(b) is the curve obtained in the Pt film deposited directly on the SiO x /Si substrate without Ti glue layer. The initial stress marked 'A' is high tensile stress and it is gradually decreased with increasing annealing temperature up to 400
• C be related to the Pt/Ti interactions during the postannealing process after Pt deposition. Figure 3 shows the heat-induced interdiffusion in the Pt/Ti bilayers after annealing at various temperatures (RT ∼ 600
• C). Pt, Ti and SiO x layers are well defined with no evidence of Pt/Ti interdiffusion in the as-deposited Pt/Ti electrode stack shown in Fig. 3(a) . Figure 3(b) shows the AES in both cases. However, the slope was changed in Fig. 2(a) at the temperature of about 400
• C, which is not observed in Fig.  2(b) . This indicates that the segment B-C in Fig. 2(a) Figure 4 shows the cross-sectional TEM images observed in the Pt/Ti electrode stacks annealed at various temperatures. The Pt/Ti interface remains smooth at the annealing temperature up to 400
• C. However, the interfacial roughness is increased and TiO x grains are observed along the Pt grain boundaries after annealing over 500
• C, as shown in Figs. 4(c) and 4(d). The energy-dispersive spectroscopy (EDS) analysis (e-beam size: 20 nm) was performed during the TEM analysis to confirm the existence of TiO x grains in Fig. 4(d) . Ti, oxygen and Pt were detected at the points marked 'A' and 'B', but only Pt was detected at point 'C'. This reveals that the Ti diffuses into the Pt layer along the grain boundaries and is oxidized at the grain boundaries during the annealing in oxygen ambient. These TEM analyses are well coincident with the AES analyses shown in Fig. 3 .
The highest compressive stress in Fig. 2(a) appeared at the temperature of about 560
• C, which is the point marked 'C'. Thus, the Pt/Ti film stacks were annealed at two different temperatures to understand the effect of the highest compressive stress on the Pt hillock formation. Figure 5(a) is the SEM image observed on the Pt surface annealed at 500
• C which is the temperature before reaching the highest compressive stress and Fig. 5(b) is the Pt surface annealed at 600
• C which is the temperature after reaching the highest compressive stress. The Pt surface annealed at 500
• C remained smooth (RMS: 14Å) but the surface roughness was increased after annealing at 600
• C (RMS: 40Å). This indicates that the highest compressive stress is relaxed by forming the Pt hillocks. Figure 6 shows the nitrogen ambient effects on the surface morphologies in the Pt/Ti electrode stack after annealing at 650
• C for 30 min. Figure 6(a) is the SEM image of the Pt surface and Fig. 6(b) is the cross-sectional SEM image. Many holes are observed on the Pt surface instead of hillocks. The Ti diffusion into the Pt layer is observed in the AES depth could clearly eliminate the Pt hillocks in the Pt/Ti electrode stack by oxidizing the Ti layer before the Pt deposition. Figure 8 shows a cross-sectional TEM image obtained in the SBT capacitor after top electrode deposition. The SBT layer was annealed at 800
• C for 1 h in oxygen ambient for ferroelectric crystallization. 7, 8) The Pt/TiO x interface remains smooth even after the ferroelectric annealing. The TEM analysis clearly shows that once the Ti layer is oxidized, there is no further interdiffusion during the postannealing processes. Figure 9 shows the electrical properties of SBT capacitors integrated with different electrode stacks. The bottom electrode in Fig. 9(a) is made of Pt with an untreated Ti glue layer, in other words, a Pt/Ti electrode stack. The glue layer in Fig. 9(b) is furnace-annealed Ti, that is, a Pt/TiO x electrode stack. The remanent polarization (2P r ) of the SBT capacitor was increased to 17 µC/cm 2 on the Pt/TiO x electrode stack, up from 13 µC/cm 2 , which was the value on the Pt/Ti electrode stack. The short-failure probability of the SBT capacitor was also improved on the Pt/TiO x electrode stack. The short-fail rate was very high at over 90% on the Pt/Ti electrode stack. However, it was decreased to about 50% on the dation causes a volume expansion of over 70% compared with the metallic Ti. 14) Thus, the Pt layer containing TiO x should be subjected to high compressive stress. The high compressive stress was relaxed by hillock formation at higher temperature, see segment C-D in Fig. 2(a) . Therefore, it was clear that Ti diffusion into the Pt layer followed by oxidation is the major driving force for the hillock formation observed on the Pt surface annealed in oxygen ambient. The segment 'D-E' in Fig. 2(a) may be explained by the thermal stress. 8) Figure 7 shows the Ti annealing effects on the microstructural change of the Pt/Ti electrode stack after the electrode annealing process. The Ti glue layer was annealed at 650
• C for 30 min in oxygen ambient before Pt deposition to eliminate the Ti diffusion into the Pt layer. Figure 7(a) shows the SEM image on the Pt surface and Fig. 7(b) shows the crosssectional TEM image of the electrode stack annealed at 650
• C for 30 min in oxygen ambient after Pt deposition. The Pt surface is smooth (RMS: 10Å) and the furnace-annealed Ti glue layer maintains the flat interface with the Pt layer. The AES analysis results shown in Fig. 7(c) offer another clue to the reduction of the interdiffusion. The high compressive stress shown in Fig. 2(a) is not observed in Fig. 7(d) . In the end, we profile of Fig. 6(c) , similar to that in Fig. 3(d) . However, there exists little oxygen in the Pt layer. The Pt/Ti interdiffusion without Ti oxidation may induce the volume shrinkage. It is coincident with the stress-temperature curve shown in Fig. 6(d) . That is, the increase of tensile stress at the temperature around 450-550
• C may be generated by the volume shrinkage caused by Pt/Ti interdiffusion without oxidation. This is more evidence that the increase of the compressive stress around 450-550
• C (segment 'B-C') in Fig. 2 (a) must be caused by Ti oxidation in the Pt layer.
As shown from Figs. 1 to 6, the Ti started to diffuse into the Pt layer along the grain boundaries at the annealing temperature of about 400
• C. The Ti in the Pt grain boundaries was oxidized during the annealing in oxygen ambient. The Ti oxi- cesses. The Pt/TiO x electrode stack showed a smooth Pt surface after the electrode annealing at 650
• C for 30 min in O 2 . The Pt/TiO x interface remained flat even after the ferroelectric annealing at 800
• C for 1 h in O 2 , which was performed after depositing the SBT layer. Moreover, the SBT capacitor fabricated on the Pt/TiO x electrode stack showed better electrical properties than the capacitor on the Pt/Ti electrode stack. The 2P r was increased to 17 µC/cm 2 on the Pt/TiO x Pt/TiO x electrode stack. The leakage current density is about 1 × 10 −7 A/cm 2 in both cases at the applied voltage of 3 V. That is, the SBT capacitors fabricated on the Pt/TiO x electrode stack also show better electrical properties than the capacitor on the Pt/Ti electrode stack.
Conclusions
Ti diffusion into the Pt layer started at the annealing temperature of about 400
• C along the Pt grain boundaries in the Pt/Ti electrode stacks and the Ti in the Pt layer was oxidized during the postannealing process in oxygen ambient. Hillocks could be observed on the Pt surface annealed at over 560
• C. It was clear from the data that the high compressive stress generated by Ti diffusion into the Pt layer followed by oxidation was the major driving force for the hillock formation. Thus, the Ti glue layer was oxidized before Pt deposition to eliminate the Pt/Ti interdiffusion during the postannealing pro- 
